| http://www.w3.org/ns/prov#value | - Instead, logic such as input and output registers originally implemented in the IOB of the emulated FPGA is mapped into the gate array core logic, thereby advantageously reducing the size of the I/O cell, and consequently reducing the size of the IC die.
|
