| http://www.w3.org/ns/prov#value | - Referring now to the drawings, and more particularly FIGS. 1A-1B, there is shown a bus operation architecture 100 according to the present invention, generally comprising a compare circuit 30, a priority circuit 40, a mask circuit 50, and a multiple hit circuit 60.
|
