| http://www.w3.org/ns/prov#value | - FIG. 1A shows a schematic block diagram of a system including a main memory and a processor or a peripheral circuit connected to a bus line, and FIG. 1B shows a prior art microprogram control unit which corresponds to the control unit of the processor shown in FIG. 1A. An output of a microinstruction decoder or a control signal controls the processing unit (FIG. 1A).
|
