| http://www.w3.org/ns/prov#value | - The address path of claim 1 wherein the memory device is a packetized memory device having a command data input adapted to receive the signal including the first address, further comprising a command latch coupled to the command data input.
|
