| http://www.w3.org/ns/prov#value | - FIG. 14 is a graph for illustrating a comparison between current characteristic of a cell without gm degradation in 1 cell/1 bit configuration memory array and ???current characteristic of a cell with gm degradation in 2 cell/1 bit configuration memory array with different erase verify voltage.
|