| http://www.w3.org/ns/prov#value | - Completion between master and target occur whether the target is a positively or subtractively decoded device on the secondary PCI bus 112, a positively decoded device on the primary PCI bus 106, or when the target is unable to respond on the first attempt.
|
