| http://www.w3.org/ns/prov#value | - able into two logical processors; a first and second channel coupling the CPU; a plurality of input/output devices; a first and second control unit terminating the channels, each control unit including means for accessing the devices and for switchably interconnecting device and channel interfaces, each CPU, channel, device, and control unit having at least one interface operable as a boundary sha
|
