| http://www.w3.org/ns/prov#value | - address portion, said systems including register means to be loaded with an execution result in response to an instruction, and memory means having a plurality of locations, said data processing system further comprising:instruction prefetch means connected to said memory means for prefetching instructions from said memory means and for decoding said instructions; first detection means connected
|
