| http://www.w3.org/ns/prov#value | - an array of memory cells having multiple ports; an input/output interface coupled to said array of memory cells, said interface including address and data signals; a built in self test unit coupled to said array via said input/output interface and configured to check for interport faults in said array, said built in self test unit comprising: a first address register that provides a first address
|
