| http://www.w3.org/ns/prov#value | - a period of a clock signal, where N is a positive integer, N???M logic gate circuits having first control terminals of combinations of M logic gate circuits thereof common connected therebetween, respectively of those combinations, to be connected to N output terminals of the scan circuit, respectively, where M is an integer larger than unity, and second control terminals of combinations of logic
|
