| http://www.w3.org/ns/prov#value | - a processor, the processor comprising a load buffer to store a first instruction and a cache controller to block the first instruction from dispatch into the cache controller until load data for load operations prior to the first instruction fetched from the memory unit are globally observed, the processor further including a control register to enable control of pre-serialization and post-seriali
|
