| http://www.w3.org/ns/prov#value | - Each of the memory cell pairs includes a first region and a pair of second regions spaced apart in the substrate having a second conductivity type with channel regions formed in the substrate between the first region and the second regions, a first insulation layer disposed over said substrate including over the channel regions, a pair of electrically conductive floating gates each disposed over t
|
