| http://www.w3.org/ns/prov#value | - gister to repeatedly generate pulses having a duty cycle and a frequency, said duty cycle responsive to the data in said register and said frequency responsive to said counter output, said control circuit including a comparator having a first multibit input coupled to receive the data from said register and a second multibit input coupled to receive said multi-bit output of said counter; and a log
|
