| http://www.w3.org/ns/prov#value | - nput adapted to receive the signal including the first address and the bank address, the timing control circuit being responsive to the signal including the first address to produce the first latch signal after the first expected address capture interval. 2.
|
