| http://www.w3.org/ns/prov#value | - This prevents the shift circuits from specifying the addresses for the defective rows and/or columns in the memory cell array, which makes it possible to obtain a memory with an effective capacity determined by the normal remaining rows and columns except the defective rows and/or columns (a memory with an irregular bit capacity).
|
