| http://www.w3.org/ns/prov#value | - d with the determined average phase deviation value, said microprocessor including means for storing the determined average phase deviation value; (c) a voltage controlled oscillator responsive to said control signal from said microprocessor for generating an output clock frequency; (d) a phase-locked loop (PLL) using the output clock frequency to control the local clock frequency provided as an i
|
