| http://www.w3.org/ns/prov#value | - Address decoding apparatus according to claim 6 further comprising:clock means for clocking the received address into the address buffer;a write enable buffer for indicating a read cycle or a write cycle;the write enable buffer including means for clocking the read decoder and latch circuit during a read cycle; andthe write enable buffer including means for clocking the write address latch circuit
|
