| http://www.w3.org/ns/prov#value | - A data processing system comprising a central processor unit having a processor operating time cycle and at least one memory unit having a memory operating time cycle, said system including means for providing a central processor base timing signal; means responsive to said central processor base timing signal for deriving central processor timing control signals for controlling the processor oper
|
