| http://www.w3.org/ns/prov#value | - A data processing system in accordance with claim 17 wherein said data processing system comprises a plurality of said memory units and further wherein each one of said memory units includes means for providing a sixth operating signal for inhibiting the operation of all of said plurality of said memory units other than said each one of said memory units during the memory operating time cycle of e
|
