| http://www.w3.org/ns/prov#value | - duty cycle and a frequency, said duty cycle responsive to said mask clock data and said frequency responsive to said counter output, said control circuit including a comparator having a first multibit input coupled to receive said mask clock data and a second multibit input coupled to receive said multi-bit output of said counter, said control circuit further responsive to said periodic SMI contro
|
