| http://www.w3.org/ns/prov#value | - A data transfer system comprising:a main device for outputting a read control signal when an internal memory is set to a write enable state in response to a memory bus enable request signal; an auxiliary device for outputting the memory bus enable request signal and for alternately outputting first and second digital data in N-bit, where N is a positive integer, respectively, in accordance with th
|
