| http://www.w3.org/ns/prov#value | - A data processing system in accordance with claim 5 wherein said data processing comprises a plurality of said memory units and further wherein each one of said memory units includesmeans for providing a sixth operating signal for inhibiting the operation of all of said plurality of said memory units other than said each one of said memory units during the memory operating time cycle of each of on
|
