| http://www.w3.org/ns/prov#value | - d second inputs and a switch output, an output from said first memory unit being supplied to one of said first and second inputs and a corresponding output from said second memory unit being supplied to the other of said first and second inputs and including means responsive to a control signal for selecting cells supplied to either said first input or said second input to be supplied to said swit
|
