| http://www.w3.org/ns/prov#value | - The chipset itself included an invalidate output for connection to that pin, and the chipset solved the power-up cache-flush problem by powering up in a default state with cacheing disabled and including logic to activate the invalidate output whenever cacheing was disabled.
|
