| http://www.w3.org/ns/prov#value | - A combination as in claim 1 further comprising operational mode means connected to at least said address bus for registering therein whether a read or write, or an associative memory function is required, said selective inverting means being connected to said operational mode means for selectively inverting a write command depending upon the state of said mode means.
|
