| http://www.w3.org/ns/prov#value | - As described in the abovepreferred embodiment, this result is achieved by placing traps in close proximity to the channel, i.e. within 1.5 nm of the gate-dielectric/semiconductor interface as previously stated.A similar (if not superior in most cases) result would result if the traps were located right at the interface itself.
|
