| http://www.w3.org/ns/prov#value | - A microprocessor comprising:(a) an instruction execution block for executing instructions using data stored in a cache memory or in an external memory, including means for generating a request signal for the accessing of data stored in consecutive storage locations of said cache memory or said external memory; (b) a cache memory coupled to said instruction execution block and including at least fi
|
