| http://www.w3.org/ns/prov#value | - A method of controlling a memory device comprising the steps of:storing a sequence of at least three pending memory operations in a pipeline, the sequence of pending memory operations including a read operation and a write operation having identical addresses, wherein the read operation is later in the sequence than the write operation; and processing the read operation by accessing data stored in
|
