| http://www.w3.org/ns/prov#value | - A memory circuit, comprising:first and second supply terminals; address, data, and command busses; a cell plate; an array of memory cells arranged in rows and columns and including digit lines and word lines, the memory cells in each row being coupled to a respective word line and the memory cells in each column being coupled to a respective digit line, each of the memory cells respectively compri
|
