| http://www.w3.org/ns/prov#value | - A method of performing binary multiplication of a multiplicand of M bits and a multiplier of N bits where M and N are a positive integer in an integrated multiplication circuit, comprising the steps of:reading the M bits of the multiplicand in parallel to an input shift register and readnig out the M bits serially when clocked by an internal clock signal; performing partial product multiplications
|
