| http://www.w3.org/ns/prov#value | - A memory cell for a memory array in a folded bit line configuration, the memory cell comprising:an access transistor formed in a pillar of single crystal semiconductor material, the transistor having first and second source/drain regions and a body region that are vertically aligned; the access transistor further including a gate coupled to a word line disposed adjacent to only one side of the bod
|
