| http://www.w3.org/ns/prov#value | - A method for minimizing the delay associated with executing a register dependent instruction sequence in a processor that has sequential processor cycles, wherein the register dependent instruction includes a target operand that is provided as a result of a preceding instruction, the method including the steps of:a) connecting an instruction fetch register to a functional unit and to a general reg
|
