| http://www.w3.org/ns/prov#value | - A memory system, comprising: a memory controller outputting at least a pair of differential data signals; and a memory module including at least one memory device having an input circuit, the input circuit including, a receiver circuit generating a data signal based on the pair of differential data signals; a detecting circuit detecting an offset voltage between the pair of differential data signa
|
