| http://www.w3.org/ns/prov#value | - A memory device comprising a plural stages of memory cells arranged in series in which data is inputted in a first stage memory cell and outputted from a final stage memory cell, a plural stages of control units provided in correspondence with the respective stages of said memory cells, each of said control units including latch means which takes a first state when effective data is held in the as
|
