| http://www.w3.org/ns/prov#value | - For example, the memory cell transistors have a configuration including a source and a drain formed on a semiconductor substrate or in a memory well, a floating gate formed in a channel region with a tunnel oxide film interposed and a control gate overlaid on the floating gate with a layer insulation film interposed as described with reference to FIG. 13.
|
