| http://www.w3.org/ns/prov#value | - a first cache structure; a second cache structure; an interface to receive a memory access request from a device; and a unit adapted to select one of the first and second cache structures based on whether the device is a processor or an I/O device. 20.
|
