| http://www.w3.org/ns/prov#value | - The present invention relates to a semiconductor memory device, and more particularly to a semiconductor memory device with a mode register and a method for controlling both an entry into and a release from a deep power down (referred to as a ???DPD??? hereinafter) in the semiconductor memory device.
|
