| http://www.w3.org/ns/prov#value | - A bus interface unit for a computer system having at least a first bus and a second bus, wherein the architecture of said first bus has a multimaster arbitration protocol and supports coupling to a bus master for generating a bus transfer, said transfer including an address, said architecture having a bus control signal selectively indicating said bus transfer is claimed by a device addressed by s
|
