| http://www.w3.org/ns/prov#value | - Subsequently, the apparatuses receiving the synchronous mode signal sym can recognize that a current mode is an asynchronous mode since the synchronous mode signal sym is disabled if the clock clk is not input, and the apparatuses can also recognize that a current mode is a synchronous mode since the synchronous mode signal sym is enabled if the clock clk is input.
|
