| http://www.w3.org/ns/prov#value | - Additionally, since a processor or other agent also has the remote read exclusive transaction outstanding at the same time, the cache control circuit 260 may cause the L2 cache 36 to respond miss to the probe transaction on the interconnect 22.
|
