| http://www.w3.org/ns/prov#value | - The clock gating is a method in which a logic circuit for selectively stopping the clock signal is incorporated in a clock generation/distribution circuit, and the supply of the clock signal to a block which is not required to use during the operation of the LSI is stopped so that the power consumption in the block is suppressed.
|
