| http://www.w3.org/ns/prov#value | - The interface circuit of claim 7, wherein of timing with which the resistance control circuit causes the resistance circuit to go to the ON state or the OFF state, timing other than the timing based on the result of the detection of the potential level can be changed.
|
