| http://www.w3.org/ns/prov#value | - The apparatus of claim 1 wherein said first predetermined portion and said second predetermined portion are each comprised of no more than m bits of data and said data bus accommodates the transfer of at least n bits of data, where n is an integer and a multiple of m.
|
