| http://www.w3.org/ns/prov#value | - a circuit including a variable delay between an input and an output, where the input is configured to receive the first signal, the circuit is configured to generate the second signal on the output, and the variable delay is responsive to the adjusted phase error signal.
|
