| http://www.w3.org/ns/prov#value | - A priority level controlled unit in accordance with claim 3 wherein a test mechanism is associated with each storage stack for testing the stack status for determining whether any unprocessed priority sublevel fields are pending therein and for enabling transfer of the oldest such priority sublevel field to the instruction address circuitry when the result of the testing is positive.
|
