| http://www.w3.org/ns/prov#value | - The bit line load of claim 1, wherein the sensing circuit is a logic gate for performing a logical NAND operation, the logic gate having a first input terminal coupled to a first bit line of the bit line pair, a second input terminal coupled to a second bit line of the bit line pair, and an output terminal coupled to the equalization circuit.
|
