| http://www.w3.org/ns/prov#value | - A secondary clock network is often used within an integrated circuit, such as a programmable logic device (e.g., a complex programmable logic device (CPLD) or a field programmable gate array (FPGA)), to provide a routing resource for clock, control, and high fan-out data within the integrated circuit.
|
