| http://www.w3.org/ns/prov#value | - The present invention further comprises embodiments with 3, 4, 5, and 6 locally generated clocks.Additionally, the present invention is a method and apparatus that allows the logic state of a logic gate to be tested when stopping or starting the logic gate's clock.
|
