| http://www.w3.org/ns/prov#value | - FIG. 8A is a diagram of an illustrative test circuit that incorporates a level shifter and NAND logic that reduces leakage current and that tests the voltages produced when using a power supply voltage selection switch on an integrated circuit such as a programmable logic device integrated circuit in accordance with the present invention.
|
