| http://www.w3.org/ns/prov#value | - FIG. 11 is a flow chart of illustrative steps involved in using a single-counter circuit in detecting and locating configuration random-access-memory errors on an integrated circuit such as the programmable logic device integrated circuit of
|
